We present an optoelectronic module called the equivalency-processing parallel photonic integrated circuit ͑EP 3 IC͒ that is created specifically to implement high-speed parallel equivalence searches ͑i.e., database word searches͒. The module combines a parallel-computation model with multiwavelength photonic integrated-circuit technology to achieve high-speed data processing. On the basis of simulation and initial analytical computation, a single-step multicomparand word-parallel bit-parallel equality search can attain an aggregate processing speed of 82 Tbit͞s. We outline the theoretical design of the monolithic module and the integrated components and compare this with a functionally identical bulkoptics implementation. This integrated-circuit solution provides relatively low-power operation, fast switching speed, a compact system footprint, vibration tolerance, and ease of manufacturing.
Introduction
Among the integrated optoelectronic systems currently being investigated, two concepts have emerged as forerunners in the optoelectronic processor race. The first of these concepts is based on what are known as smart pixels. 1,2 By use of rudimentary electronic logic for processing and optical sources and detectors for communication, arrays of smart pixels have the capacity for the parallel manipulation of large data sets. The second concept to emerge is called the photonic processor. Here light participates directly in the processor's computation by its being manipulated by various active and passive optical devices. Unlike the smartpixel approach, a photonic processor processes data at the speed of light, without the need for intermediate conversion to electronics. For example, the Fourier transform operation is naturally suited for optics and can be implemented with a small number of lenses. Real-time image processing and correlation are two applications that are well documented in the literature. 3 Photonic processors have also made encouraging progress in optical associative processors for database processing. 4, 5 Various designs have been proposed and demonstrated successfully with free-space optics including the optical content-addressable memory 6 and the optical content-addressable parallel processor ͑OCAPP͒ 7,8 research systems and Opticomp's Digital Optical Computer II commercial prototype architectures. 9 The most significant demonstrations have involved the implementation of the database-pattern search ͑equality operation͒ in which a search word is compared optically with several database words in parallel. However, the microsecond switching speeds of active optical elements such as spatial light modulators ͑SLM's͒ cannot realistically compete with the subnanosecond switching speeds of high-performance electronic transistors.
In an effort to increase the number of words that can be compared simultaneously with a database, we have adapted a concept that has become popular in the telecommunications industry, namely, wavelengthdivision multiplexing. The wavelength-division multiplexing technique increases the communications bandwidth of a channel because it allows for the simultaneous transmission of multiple signals within the same space, each encoded on a separate optical wavelength. Our system, called the multiwavelength OCAPP ͑MW-OCAPP͒, 10 -13 adapts this concept to optical computing systems by the simultaneous processing of multiple database arguments by the encoding of each on a separate wavelength. The MW-OCAPP offers constant-time multicomparand processing equality searching and efficient use of hardware. Additionally, the MW-OCAPP can be expanded to include the computation of higher-order database operations such as magnitude comparison, 14 union, intersection, and others. We have physically demonstrated the multiwavelength equality operation. 10 In an attempt to shrink the processor dimensions and enhance dramatically system performance, we developed an integrated-optics version of the MW-OCAPP. We call this new system the equivalencyprocessing parallel photonic integrated circuit ͑EP 3 IC͒. Instead of using bulky discrete laser arrays or SLM's, the EP 3 IC integrates laser sources, modulators, detectors, passive elements, and waveguides on a single monolithic substrate. When compared with discrete optical solutions such as the optical content-addressable memory or the MW-OCAPP, the EP 3 IC allows for the realization of a compact and reliable system that has low power consumption, is vibration insensitive, has a small system size, and is manufacturable. Monolithic integration, in addition, allows the bit-comparison rates of the EP 3 IC to far exceed those that are possible with the MW-OCAPP.
Equivalency-Processing Parallel Photonic Integrated Circuit

A. Data Encoding
The EP 3 IC, like the MW-OCAPP, uses several methods for encoding a data plane on a light plane. Binary patterns are represented by spatially distributed, orthogonally polarized logic states. Logical 1 is defined as vertically polarized light and logical 0 as horizontally polarized light. The presence or the absence of light ͑intensity threshold͒ within a waveguide indicates the selection or the deselection of words or attributes in the system. The comparand array ͑CA͒ is the data array that contains the words to be matched, and the relational array ͑RA͒ is the main database that contains the words to match against. Individual tuples in the CA are differentiated from one another by polarization encoding of each on a unique wavelength.
B. Architecture Overview
The MW-OCAPP is designed to provide efficient parallel data retrieval and processing by means of moving the bulk of the database operations from electronics to optics. The MW-OCAPP uses a multiwavelength encoding scheme to perform multicomparand word-parallel and bit-parallel database operations with an execution time that is independent of the data size or the word size. The most fundamental and efficient operation that the MW-OCAPP can perform is the equality operation. This is the operation that the EP 3 IC is designed to implement by use of a guided-wave approach.
The proposed EP 3 IC device is a planar structure composed of an integrated series of optical components connected by waveguides. The operating wavelength range for the EP 3 IC corresponds to the low-loss region of optical silica-based fiber, or 1.4 -1.65 m. One of the most popular systems for emitter-detectors operating at these low-loss wavelengths is the InGaAsP-InP system, 15 which has a bandgap of ϳ1.35 eV. With InP as the base material, several quaternary compounds can be created with customized energy gaps corresponding to the 1.0 -1.6-m range. In addition to the good fundamental optical properties of InP several optoelectronic structures have previously been integrated into this system, demonstrating its practical value. Lasers, modulators, waveguides, and detectors have all been integrated successfully on the same InP substrate. 16 -20 There are six integrated subcomponents in the EP 3 IC system: the distributedfeedback laser, the rib waveguide structure, the active polarization-mode converter, the waveguide polarization filter, the waveguide grating demultiplexer, and the photodetectors.
For best presenting the architecture of the EP 3 IC a side-by-side comparison is now made with the bulkoptics implementation in the MW-OCAPP. In the example to follow, two 2-bit words ͑10, 01͒ in the CA are compared simultaneously with two 2-bit words ͑01, 11͒ in the RA. Where appropriate, simulation and modeling results were included from a beampropagation simulator called Prometheus 21 and a ray-trace package called ASAP ͑Advanced Systems Analysis Program͒. 22 The first part of the equivalency system as found in the MW-OCAPP is shown in Fig. 1͑a͒ . Its purpose is to encode a pixilated two-dimensional optical wave front with the CA to be processed. The rows in the wave front, each encoded on a unique wavelength, represent words to be matched. Polarization encoding of the desired data pattern is employed to differentiate the binary states of each of the pixilated bits.
Using free-space optics, we begin with a multiwavelength source array ͑SA1͒ in which each row ͑which corresponds to a separate tuple͒ radiates at a different wavelength. This wave front passes through a horizontally oriented polarizer ͑P1͒ to reset all the bit positions to the 0 logical state ͑LP1͒. Light plane LP1 impinges on an electronically addressable SLM ͑EASLM͒, SLM1, that polarization encodes the light passing through it with the CA bit pattern. The resultant light plane, LP2, is called the selection register and represents the optically encoded version of the CA. Figure 1͑b͒ illustrates the EP 3 IC's monolithic implementation of the architecture shown in Fig. 1͑a͒ . The substrate material used in this design is InP. The source array in this case is a distributed-feedback laser array ͑cw operation͒ that radiates parallel to the substrate surface. 23 For this example alternating lasers radiate on different wavelengths. Because distributed-feedback lasers emit light that is polarized in the TE orientation ͑parallel to the substrate surface͒, all the light is by default in the logical 0 orientation. The lasers are coupled into a singlemode rib waveguide composed of InGaAsP that is designed to be near isotropic. 24 The next devices in the path are a series of electrooptic modulators 25, 26 that encode each of the CA words. Figure 2͑a͒ illustrates the off-axis electrode placement that allows for the poling and the modulation fields to be oriented at approximately 45°with respect to the substrate. These 2-mm-long devices are synchronized by a high-speed electronic host system and operate at the system frequency of 10 GHz. The electro-optic material used is a poled polymer such as poly͓N-͑4-nitrophenyl͒allylamine͔ or FLAMEL. 27 The lasers are coupled into singlemode rib waveguides composed of InGaAsP with an InP cladding, as shown in Fig. 2͑b͒ . Figure 3 illustrates the second part of the equivalency operation for the MW-OCAPP and the EP The third and final part of the equivalency unit identifies which combinations of CA and RA tuples are matches. It does so by means of operating on the MCR and converting it to a pixilated map called the equality register ͑ER͒, which represents the equivalency results for all the CA and the RA tuple combinations. Figure 4͑a͒ illustrates the final section of the equality operation. The MCR ͑LP4͒ enters and passes through a vertically oriented polarizer ͑P2͒ to form 
. This single column ͑LP6͒ must now be wavelength demultiplexed into a plane that has a pixelcount width equal to the number of tuples in the CA. This can be accomplished with a holographic optical element ͑HOE2͒ that is fabricated to deflect light at an angle that is a function of its wavelength. Cylindrical lens CL6 collimates the light exiting HOE2 and produces the ER ͑LP7͒. Figure 5 illustrates a photograph of the demonstration system that implements the MW-OCAPP's equality operation. 10 Figure 4͑b͒ illustrates the EP 3 IC's equivalent waveguide approach for the final part of the equality operation. The MCR from part 2 enters and passes through integrated TM-pass polarization filters. The technology chosen here is a broadband filter that uses a thin discontinuous silver film that is placed between the waveguide core and the cladding. 28 At this point all horizontally polarized light ͑logical 0͒ has been fil- tered from each of the waveguides. This single-mode TM-polarized light for each word must now be coupled into a single waveguide that performs the logical OR. A single-mode Y coupler has an inherent power loss of 3 dB. 29 One way to circumvent these power losses is to couple into a multimode guide where insertion losses are far less. However, making the waveguide multimodal for TM light would involve increasing the height of the guide. This is undesirable because it increases the complexity of the design and would cause other coupling difficulties at the detector. Therefore a waveguide that is multimodal for TE light is chosen, such as that illustrated in Fig. 6 , and a series of electrooptic modulators are required for converting the TMpolarized light to TE-polarized light.
Following coupling into the multimode waveguides, the light is separated into individual wavelengths with a vertical-walled waveguide grating spectrometer. 30 A 2-mm-long device provides adequate separation for 32 channels at the wavelength range of interest. These individual channels are coupled into multimode waveguides that route the light to integrated photodetectors. The photodetectors used are vertically coupled p-i-n diodes, 31 as shown in Fig. 7 with a matching buffer layer. 32 As in the bulk MW-OCAPP system, the photodetectors record the components of the ER vector.
Decoding this ER light plane is fairly simple. The light plane is a two-dimensional representation of the intersection of the CA and the RA. If n represents the number of tuples in the CA and m represents the number of tuples in the RA, then the ER must consist of m ϫ n pixels. It is encoded in negative logic, meaning that nonilluminated pixels correspond to exact matches. For an m ϫ n ER grid, pixel mn is illuminated such that tuple RA m is not equal to tuple CA n .
The proposed system schematic for the EP 3 IC is illustrated in Fig. 8 . This configuration has an approximate footprint of 0.32 cm ϫ 0.32 cm. Figure 9 illustrates the generalized method by which the EP 3 IC can be extended, given m CA words, q RA words, and n bits͞word.
Equivalency-Processing Parallel Photonic Integrated Circuit Performance Analysis
For evaluating whether the EP 3 IC system will function properly a power analysis can be performed. The analysis starts at the detector and works backward along the beam path through the waveguide components, ending ultimately at the source.
Each of the photodetectors requires ϳ1 W of optical power for maintaining a signal-to-noise ratio ͑SNR͒ of 2 ͑Fig. 10͒. Therefore 1 W is the minimum amount of power that is to remain after all the system losses are taken into account. Each of these losses is computed in Table 1 for a design that uses 32 words in the CA, 8 words in the RA, and 32 bits͞word. One can see that there is a Ϫ39.4-dB drop in power that is caused by the EP 3 IC's various components. An input optical power of 10 mW is reduced to 1.2 W by the time it reaches the detector. This level is sufficient to produce a SNR of ϳ3 at the detector. The external quantum efficiency of the sources is ϳ38%, which means that each laser source will re- The power-drop loss in the system is a strong function of the number of words in the RA owing to the high fan-out losses. For example, an electrical input power of 7.9 kW͞laser is necessary for realizing a system with a RA word length of 64, a CA word length of 32, and a bit length of 32. This is, of course, both impractical from a power-supply standpoint and impossible from a device-integrity standpoint. Segmentation of the design into separate chips would alleviate these interconnect losses. In this approach each chip would have a RA word length of no more than 32. An electronic host would concatenate the results from each of the chips in much the same way as a singleinstruction-multiple-data parallel machine operates.
We can estimate the bit-error rate ͑BER͒ for the EP 3 IC by referring to Fig. 10 . If we assume that a SNR value of 2 corresponds to a digital 1 and that a SNR of 1 corresponds to a 0, the corresponding optical powers can be read from the plot. A digital 1 is ϳ1 W, and a 0 is ϳ0.7 W. For this design running at 10 GHz the computed BER per detector is 3.6 ϫ 10
Ϫ11
. The total BER, when we take all detectors ͑32 ϫ 8͒ into account, is 9.2 ϫ 10
Ϫ9
. However, because the EP ͞s, there would be more than 92 word-comparison errors per s at the detector. Clearly, error correction would be necessary in this case. Reducing the operating frequency to 5 GHz or increasing the power per source to 11.4 mW causes the BER per detector to drop to 7 ϫ 10
Ϫ20
. The aggregate error rate for all detectors is then 1.79 ϫ 10
Ϫ17
. The number of word-comparison errors per second is a mere 9.1 ϫ 10 Ϫ8 at 5-GHz operation. A major obstacle that may hamper the EP 3 IC's high-speed processing potential is in the communication link with the electronic host system. The current state of the art in commercial electrical peripheral bus speed is approximately 400 MHz. 33 The aggregate input-output ͑I͞O͒ transfer rate with a 64-bit-wide bus is 25.6 Gbits͞s. Although fast by today's computing standards, this rate pales in comparison with the EP width of 38,500 bits! A higher-bandwidth interconnection fabric is required: optical interconnects. Given an optical modulation rate of 10 GHz, an optical bus width of 1540 bits ͑1 bit͞fiber͒ would be required for alleviating the bottleneck. Signal multiplexing with multiple wavelengths can further reduce the number of fibers required. If 10 wavelengths ͑each modulated by a separate channel͒ are multiplexed per fiber, the number of required fibers reduces to 154. Figure 11͑a͒ illustrates the proposed interchip communications layout. The primary link consists of fiber interconnections that are butt coupled to a linear source and detector arrays at the cleaved edges of the EP 3 IC substrate. This approach requires no significant device additions to the manufacturing process because planar sources, a waveguide, and detectors are already present and optimized within the EP 3 IC architecture. Interfacing the EP 3 IC with page-oriented holographic memory for purely optical input and output is made possible by use of waveguide mirror couplers, 34 such as are illustrated in Fig. 11͑b͒ . The 45°-angled facets permit light to be coupled into and out of the planar waveguide from normal incidence. It is conceivable that a two-dimensional array of such couplers could be arranged on the EP 3 IC substrate to facilitate parallel interfacing with an optical memory device. Table 2 lists a summary of the EP 3 IC's performance parameters for a system consisting of 32 CA words, 8 RA words, and a word length of 32 bits.
Conclusions
In this paper we have presented an architectural design called the EP 3 IC that combines the superior optical parallelism present in the MW-OCAPP with the processing speed and the manufacturability that are allowed for by photonic integrated circuits. The proposed configuration of the EP 3 IC ͑32 comparand words, 8 database words, and 8 bits͞word͒ has a theoretical peak bit-comparison rate of 82 Tbits͞s and an average electrical power consumption of 27 W. Ongoing project research includes the incorporation of logic devices into the EP 3 IC to facilitate I͞O and con- 
